Hardware-in-the-loop Simulation: a Scalable, Component-based, Time-triggered Hardware-in-the-loop Simulation Framework - Martin Schlager - Bücher - VDM Verlag Dr. Müller - 9783836462167 - 21. April 2008
Bei Nichtübereinstimmung von Cover und Titel gilt der Titel

Hardware-in-the-loop Simulation: a Scalable, Component-based, Time-triggered Hardware-in-the-loop Simulation Framework

Preis
SFr. 53,49
exkl. MwSt.

Bestellware

Lieferdatum: ca. 8. - 19. Jan 2026
Weihnachtsgeschenke können bis zum 31. Januar umgetauscht werden
Zu deiner iMusic Wunschliste hinzufügen

Safety-critical real-time systems must guarantee correct operation in all operational conditions - even if these conditions are very unlikely to occur (rare events). Hardware-in-the-Loop (HiL) simulation is a common validation technique of real-time systems. In an HiL simulation the environment of a System-Under-Test (SUT) is simulated by an assigned HiL simulator. Thereby, the SUT interacts with the HiL simulator in real-time which necessitates a model of time and interfaces of the HiL simulator that are identical to the model of time and the interfaces of the SUT. In this book an HiL simulation framework is proposed that allows predictable interaction of a distributed HiL simulator and an SUT. This HiL simulation framework comprises configurable simulation components which are interconnected via a time-triggered interaction mechanism. Information flow between the HiL simulator and the SUT is strictly controlled by the progression of synchronized global time and bound to a priori known latency and jitter. This book addresses researchers and engineers in safety-critical domains such as the avionics or automotive industries.

Medien Bücher     Taschenbuch   (Buch mit Softcover und geklebtem Rücken)
Erscheinungsdatum 21. April 2008
ISBN13 9783836462167
Verlag VDM Verlag Dr. Müller
Seitenanzahl 156
Maße 150 × 220 × 10 mm   ·   213 g
Sprache Englisch