Verilog by Example: A Concise Introduction for FPGA Design - Blaine Readler - Bücher - Full ARC Press - 9780983497301 - 19. April 2011
Bei Nichtübereinstimmung von Cover und Titel gilt der Titel

Verilog by Example: A Concise Introduction for FPGA Design

Blaine Readler

Preis
Fr. 19,99

Bestellware

Lieferdatum: ca. 15. - 22. Nov
Zu deiner iMusic Wunschliste hinzufügen

Verilog by Example: A Concise Introduction for FPGA Design

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.


black & white illustrations

Medien Bücher     Taschenbuch   (Buch mit Softcover und geklebtem Rücken)
Erscheinungsdatum 19. April 2011
ISBN13 9780983497301
Verlag Full ARC Press
Seitenanzahl 124
Maße 229 × 151 × 11 mm   ·   198 g
Sprache Englisch  

Alle anzeigen

Weitere Titel von Blaine Readler